isa/citadel
1
0
Fork 0
forked from brl/citadel
Code Pull Requests Activity
5789f1b122
citadel/recipes-bsp/rmc/boards/T100-32bit
History
brl 5789f1b122 Squashed 'meta-intel/' content from commit c811c0b338 
git-subtree-dir: meta-intel
git-subtree-split: c811c0b33862a2f911fe2afdd2054958b1f28e40
2017-12-04 16:35:46 -05:00
..
boot.conf Squashed 'meta-intel/' content from commit c811c0b338 2017-12-04 16:35:46 -05:00
BOOTENTRY.CONFIG Squashed 'meta-intel/' content from commit c811c0b338 2017-12-04 16:35:46 -05:00
install.conf Squashed 'meta-intel/' content from commit c811c0b338 2017-12-04 16:35:46 -05:00
T100-32bit.fp Squashed 'meta-intel/' content from commit c811c0b338 2017-12-04 16:35:46 -05:00